

R E M A R K S

Careful review and examination of the subject application are noted and appreciated.

OBJECTION TO THE DRAWINGS

The objection to the drawings is respectfully traversed and should be withdrawn.

The drawings are listed as objected to by the Examiner per box 10 of the Office Action Summary. However, no explanation why the drawings are objected was provided in the Office Action. The Examiner is respectfully requested to either (i) provide a clear and concise explanation why prosecution cannot be conducted with the informal drawings or (ii) withdraw the objection.

CLAIM REJECTIONS UNDER 35 U.S.C. §112

The rejection of claims 1-20 under 35 U.S.C. §112, first paragraph, as failing to comply with the enablement requirement is respectfully traversed and should be withdrawn.

The assertion on page 3, lines 7-8 of the Office Action that the claimed "control circuit requires only the reset signal to **reset** the control latch" (emphasis in original) appears to be adding a limitation "only the reset signal" to the claims that does not exist. For example, claim 1 provides a control circuit configured to (ii) reset a control latch in response to a reset

signal. Claim 1, item (ii) is silent regarding the condition of other signals, such as a detection signal, that may impact resetting the control latch. Claim 1, item (ii) does not state that resetting the control latch is **only** dependent on the reset signal as the Office Action suggests. Therefore, the alleged non-enablement appears to be based on language not found in the claims. As such, the Office Action has failed to establish *prima facie* case for non-enablement and the rejection should be withdrawn.

Furthermore, claim 1 provides that the control circuit is configured to (i) set the control latch in response to the detection signal. Claim 1, item (i) is silent regarding the condition of other signals, such as the reset signal, that may impact setting the control latch. However, claim 1, items (i) and (ii) leave an ambiguity of what to do with the control latch if the detect signal causes the control latch to set and the reset signal causes the control latch to reset at the same time. The "wherein" clause of claim 1 answers the ambiguity by setting the control latch (as opposed to resetting the control latch or allowing the control latch to enter a metastable condition) while both the detection signal and the reset signal are in an asserted state.

An example implementation of the claimed invention is provided in the specification on pages 6, 10 and 11 and in FIG. 2, as originally filed. Page 6, lines 3-9 of the specification

describe a signal ATD as an example detection signal and a signal DUMS as an example reset signal. Page 10, line 20 through page 11, line 2 describe an example reset function for a signal CLIN that controls a control latch 162:

The transistor 137 may implement a reset function. While the signal DUMS is in the asserted state and the signal ATD is in the de-asserted state, the transistor 137 may pull the signal CLIN to a reset state (e.g., the logical HIGH state).

Page 11, lines 2-6 of the specification describe an example set function for the signal CLIN:

The transistor 138 may implement a set function. While the signal DUMS is in the de-asserted state and the signal ATD is in the asserted state, the transistor 138 may pull the signal CLIN to a set state (e.g., the logical LOW state).

Page 11, lines 6-12 of the specification describe setting the signal CLIN when both signals ATD and DUMS are asserted:

The transistor 138 may have a strong conductance as compared with the transistor 137. The stronger conductance may allow the transistor 138 to overpower the transistor 137 while both transistors are conducting. Therefore, while both the signal ATD and the signal DUMS are in the asserted state, the transistor 138 may pull the signal CLIN to the set state.

Independent claims 11 and 20 provide language similar to independent claim 1. Therefore, the specification would have enabled the claimed invention for one skilled in the art at the time of filing. As such, the claimed invention is fully compliant with 35 U.S.C. §122, first paragraph, and the rejection should be withdrawn.

COMPLETENESS OF THE OFFICE ACTION

Aside from a notice of allowance, Applicant's representative respectfully requests any further action on the merits be presented as a **non-final** action. 37 CFR §1.104(b) states:

(b) *Completeness of examiner's action.* The examiner's **action will be complete as to all matters**, except that in appropriate circumstances, such as misjoinder of invention, fundamental defects in the application, and the like, the action of the examiner may be limited to such matters of form need not be raised by the examiner until a claim is found allowable. (Emphasis added)


No 35 U.S.C. §102/103 arguments were provided for any of the claims. As such, the Action mailed April 16, 2004 does not appear to be complete.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit
Account No. 12-2252.

Respectfully submitted,


CHRISTOPHER P. MAIORANA, P.C.

Christopher P. Maiorana
Registration No. 42,829

Dated: July 14, 2004

c/o Peter Scott
LSI Logic Corporation
1621 Barber Lane, M/S D-106 Legal
Milpitas, CA 95035

Docket No.: 02-241 / 1496.00187